Abstract: The ever increasing electric power demand and the advent of renewable energy sources have revived the interest in high-voltage direct current (HVDC) multi-terminal networks. However, the absence of a suitable circuit breaker or fault tolerant VSC station topologies with the required characteristics (such as operating speed) have, until recently, been an obstacle in the development of large scale multi-terminal networks for HVDC. This paper presents a hybrid HVDC circuit breaker concept which is capable of meeting the requirements of HVDC networks. Simulation results are presented which are validated by experimental results taken from a 2.5kV, 700A rated laboratory prototype.
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Principles of hybrid circuit breakers
A circuit breaker (CB) is required to accomplish the following basic requirements: 1) large current handling capability without excessive losses; 2) capability of very fast transition from the conducting to the blocking state in case of a fault, without damaging itself in the process; and 3) after current interruption,
when it is open, the dielectric strength must be built up in order to block any current despite the high potentials at the terminals [18] [19] [20] [21] [22] [23] [24] . Traditional mechanical circuit breakers (MCBs) have a very small contact resistance in the closed position, with galvanic separation in the open state. However, they have a long reaction time due to the need to extinguish the fault in an arc chute [18] [19] [20] [21] [22] .
Solid-state circuit breakers (SSCBs), based on high-power semiconductors, offer many advantages when compared to conventional solutions. In SSCBs, due to the absence of moving parts, there is no arcing, contact erosion, or bounce. SSCBs are therefore faster, minimizing fault duration. However, because of the semiconductor's on-state resistance resulting in heating and power loss, the SSCBs fail as far as the first basic requirement of a CB mentioned above is concerned.
Since a SSCB (MCB) can still perform admirably for one of these requirements where an MCB (SSCB) fails, a parallel combination of semiconductor(s) and an MCB can combine the advantages of both, resulting in a hybrid circuit breaker. A hybrid circuit breaker allows a combination of the MCB's currentcarrying function and SSCB's high-speed arc-less interrupting function. This concept of a hybrid DC circuit breaker is shown in Fig.1a ., where the parallel combination of a semiconductor and mechanical breaker branch is clear. The normal current flows through the main contact for low power dissipation. The semiconductor device connected in parallel to the main contact operates after a fault occurrence and performs the fault current interruption. It is to be noted that as the semiconductor device is turned off to finally clear the fault, the voltage across it rises due to the stored energy in the line inductance. This voltage may reach a very high value and destroy the hybrid circuit breaker if no additional components are used for reducing the voltage. As shown in Fig. 1a , an overvoltage protection device is connected in parallel to the semiconductor device to reduce the peak voltage. Therefore, by limiting the voltage magnitude during turn-off, the energy absorber protects the hybrid circuit breaker from damage and also dissipates the energy stored in the line inductance to reduce the current to zero. Figure 1b shows the proposed hybrid HVDC circuit breaker in an HVDC grid, where L represents a DC reactor, the value of which should be chosen to give the desired rate of rise of fault current; V DC and R are the voltage and equivalent load resistance of the grid, respectively.
The proposed hybrid HVDC circuit breaker
The hybrid circuit breaker consists of three main sections: main low voltage (LV) branch, auxiliary high voltage (HV) branch and extinguishing RCD snubber plus surge arrester branch. A brief description of each part is given in the following subsections. Considering a 120kV HVDC system, Table 1 gives a typical specification for the proposed hybrid HVDC circuit breaker [25] . 
Main branch
The main LV switching branch consists of a semiconductor based commutating switch, e.g. an IGBT, and an ultra-fast mechanical switch. A surge arrester A M is employed in parallel with the commutating IGBT, in order to provide a bypass at the beginning of a fault current commutation. Figure 1c shows the detailed structure of the main branch for unidirectional current flow. The arrangement of the mechanical switch may vary depending on the voltage and switching requirements of the system.
Recent publications indicate that contact opening times for mechanical switches are in the region of 2ms and that this is likely to be improved in the future [12] [13] [14] [15] [16] [17] 23] . In this paper, it is assumed that the The surge arrester, A M , is used to clamp the voltage across the commutating switch at a safe level, it also generates a driving voltage for the current pulse required for the "self-powered" gate drive circuits of the auxiliary branch.
Auxiliary branch
When a fault is detected in the HVDC grid, the fault current is transferred from the main LV branch to the auxiliary HV branch. After the fault current has been successfully transferred the fast mechanical switch is opened and the cells of the auxiliary branch are turned off to allow the HV surge arresters to extinguish the current.
The counter voltage produced by the HV surge arrester is typically 1.5 times the supply voltage. To withstand it, a large number of HV switch modules need to be connected in series. For a self-powered implementation, it is preferable to use only one series IGBT switch in each module. Hence, considering a 3.3kV, 1.2kA IGBT switch and additional 30% headroom, the number of auxiliary modules for each circuit breaker, n, can be calculated by (1).
Although a large reactor L is employed to limit the rise rate of the fault current, the peak current endured by the auxiliary branch is still quite high, i.e. 7.5kA. To carry this current safely, a suitably rated IGBT or parallel connection of IGBTs is required. An extensive cooling system is not required, since the current will only flow through the auxiliary branch under fault conditions.
Extinguishing branch
Each cell of the HV auxiliary branch is connected in parallel with a capacitive snubber and surge arrester arrangement as shown in Fig. 1d where L S represents a lumped stray inductance of the circuit; R S is a discharge resistor of the RCD snubber; A H , A L , C H and C L represent a high voltage surge arrester, low voltage surge arrester, high voltage capacitor and low voltage capacitor, respectively. The energy stored in C L is used to gate the devices of the associated HV auxiliary module.
HV surge arrester A H :
The high voltage arrester, A H, is responsible for producing the counter voltage which in combination will reduce the fault current to zero. Considering the system requirement and total auxiliary module number, the rating of each A H can be determined. 
LV surge arrester
Stray inductance L S :
When the auxiliary HV branch is switched on, the fault current starts to commutate to it. Once the current is fully transferred, the mechanical switch is turned off at zero current with low voltage stress. The initial commutation current is given by (2) , where I TH and v are the threshold level of fault detection and the rate of rise of fault current, respectively, as given in Table 1 ; t CHARGING is the charging time of the LV capacitors (the duration after fault detection before the auxiliary branch is gated on).
Figure 2b shows an equivalent circuit used for the commutation analysis, where V clamp is the clamping voltage of the main branch (i.e. 2.5kV); nL S is the lumped stray inductance of the n auxiliary modules;
V F_ALL is the lumped forward voltage of all the HV IGBTs.
From [26] , the forward voltage of the selected HV IGBT is taken as 2.8V. Considering a 20µs charging time and a total of 80 auxiliary modules, the current commutation time and the post commutation current can be calculated by (3) and (4).
A large stray inductance results in a long commutation time and thus a high post commutation current. As a result, the time left for opening the mechanical switch is reduced accordingly. It may be even shorter than the minimum requirement (800μs) for opening the mechanical switch when the fault current reaches the maximum breaking threshold (7.5kA). To reserve sufficient time for an actuator to open the
mechanical switch, a relatively short commutation time is required. This provides an upper limit for the allowable stray inductance of each auxiliary module. Due to the large number of modules required, the effect of the IGBT forward voltage drop on the commutation time should be taken into account (2.8Vx80=224V).
Based on these considerations, the stray inductance L S for each auxiliary module is taken to be 0.5μH. This is a conservative design (i.e. is readily achievable in practice), and the value is sufficiently large to highlight its influence in the simulation results. Once C L is charged, the energy stored in it is used to turn on the associated auxiliary HV switching module (i.e. to provide power to the gate drive and associated circuitry). As each auxiliary module may contain a number of IGBTs in parallel, C L must provide enough charge to gate all of these devices. Figure   2d shows the voltage waveform assumed on the LV capacitor C L during the IGBTs turn on process (the charge is assumed to be taken from the capacitor at a constant current during the turn-on time). After providing the required gate charge, the voltage across C L , V LV , drops to voltage V LV_E (which must be high enough to assure proper turn-on and correct operation of the associated electronic circuitry).
The C H and C L capacitors are designed by considering the resonant circuit formed by the capacitors and the stray inductance, L S, shown in Fig.2c . Since C L needs to be quickly charged to enable a fast response time of the auxiliary branch to the occurrence of a fault, the impedance of C H can be set much smaller than that of C L .
With the aim of achieving a compact system volume, the relationship between the two capacitors is further analysed to find the minimum value of the HV capacitor. Assuming the break down voltage of the LV arrester is relatively large, i.e. the LV capacitor voltage will not be clamped during the charging event, then the prospective voltage across the two capacitors is given by (6) and (7).
Considering the gate charge requirement, Q, the voltage across the LV capacitor, V LV , drops to the end point voltage V LV_E (i.e. ≥ 15V) after the IGBT turn-on process.
From (6) to (8), the relationship between the two capacitors can be derived as (9).
As both C L and C H must be positive, the minimum of C L can be found,
Taking the derivative of C H with respect to C L (9), the corresponding value of C L that yields the minimum value for C H is given by
Substituting (11) into (9) yields,
To reserve some charge for associated logic gate circuits and in this case assuming four parallel connected
IGBTs, a charge of Q equal to 240µC is considered [26] . The corresponding C H and C L are obtained by solving (11) and (12), which yields approximately 15µF for both. Table 2 summarises the design results for each auxiliary module. The charging time of the LV capacitor can also be found, Figure 3a shows the schematic used to simulate the breaking of fault current by the proposed hybrid HVDC circuit breaker. An ideal switch (i.e. Fault Switch) emulates a short circuit fault or an open circuit condition according to the control order received. Cell N commutating IGBT is turned off. This causes the current to flow through the arrester, A M, as a bypass. The current pulse generated by A M is used to charge the two capacitors of each cell. The energy stored in C L is then used for turning on the HV IGBT in the auxiliary branch. Once the auxiliary branch is turned on, the current is fully commutated to it in a time determined by the value of the stray inductance. The mechanical switch is then turned off at zero current. When the mechanical switch is fully off, the HV IGBTs are turned off to commutate the current to the extinguishing branch, which reduces the current to zero.
Simulation results
Figures 3b and 3c show the current waveforms when the circuit breaker performs a fault current breaking action, where the curves represent the current through the main branch, the current through the auxiliary HV switch branch, the current through the extinguishing branch and the load side current. A fault occurs at a simulation time of 10ms, and the current starts to build up at the rate of 10kA/ms. Once the threshold of 2kA is met, the LV commutating IGBT is turned off. Therefore, the fault current flows through the surge arrester A M , and the two capacitors of each snubber circuit are charged by a current pulse. Once the auxiliary HV branch is turned on (after the LV capacitor is charged), the fault current is fully commutated to it in about 50μs, and the mechanical switch can then be opened at zero current with low voltage stress. After 500μs, the 80 auxiliary modules are turned off sequentially, in order to commutate the fault current into the extinguishing branch. As a result, the high voltage surge arrester string forces the fault current to reduce to zero. The total fault clearing time is about 2.75ms. Figures 4b and 4c show the zoomed-in details indicating that the voltage across C L remains constant so we can use it for switching on the auxiliary arm cells. At a simulation time of 10.6ms, as shown in figure 4c , the HV IGBTs are turned off (staggered as discussed above). The fault current is then commutated to the associated RCD snubber plus surge arrester branch. C L is quickly charged and the voltage across it is clamped at 55V by A L , while the HV capacitor C H is charged to the breakdown level of A H . When the voltage produced by the circuit breaker equals the supply voltage 120kV, the fault current reaches its peak (i.e. at time 10.8ms).
The counter voltage produced by the surge arrester string is 1.5 times the supply voltage V DC (at the peak current) and forces the fault current to reduce to zero. When the fault current is cleared, the voltage across each module is 1.5kV (i.e. 1.5kVx80=V DC ). Each C L is protected from discharge by the associated D S and D P. Figure 5a shows the total energy dissipation of the HV surge arrester during the current breaking action. Figure 5b compares the energy absorption of each auxiliary module in the different groups.
Fig. 5a. Total energy absorption by HV surge arrester string
Fig.5b. Energy absorption of each module in different groups
When the mechanical switch is initially open, the 20 auxiliary modules of Group A are first turned off.
Following that, the modules of Group B, C and D are sequentially switched off after every 100μs.
Consequently, the HV surge arresters of Group A consume the maximum energy and that of Group D the least.
Validation of the proposed hybrid HVDC circuit breaker
A scaled-down laboratory prototype of the proposed hybrid HVDC circuit breaker was used to validate the simulation results. The basic test set-up is as shown in Fig.6a . For simplicity and ease of implementation, a series connection of five HV cells was used for the auxiliary branch, with each HV auxiliary cell using a single IGBT.
Operation of the circuit is as follows. A capacitor bank is charged to the operating voltage (V DC ) from a rectifier source. Following isolation of the source from the capacitor bank, a semiconductor switch is used to emulate a fault and current rises in the main branch (which is already gated on) limited by the inductor. When the threshold current is detected, the LV IGBT of the main branch is turned off. Hence, the fault current flows through the surge arrester, A M , as a bypass resulting in a charging voltage to charge the capacitors C L and C H of each cell. A summary of the parameters used for the experimental validation is given in Table 3 .
The LV switching device is implemented using a 3.3kV/1.2kA IGBT from Dynex Semiconductor Ltd.. A similar device is used to emulate the operation of the ultra-fast mechanical switch. An auxiliary arm comprising five HV IGBTs rated at 1.7kV, 800A is used to demonstrate the capabilities of the hybrid HVDC circuit breaker. A PCB was used to interface the HV IGBTs with surge arresters and RCD snubber circuit as shown in Fig.6b .
A self-powered gate drive (SPGD) has been designed using a complete discrete device based solution. In contrast with the standard gate drive, the SPGD has no externally derived power supply but relies on the energy stored locally on the LV capacitor to turn the auxiliary branch HV IGBTs on and off. Figure 6c shows the circuit diagram of the SPGD used in this work. As discussed before, when the main branch LV IGBT is turned off, a current pulse quickly charges the LV capacitor to about 25V. During the charging period, the voltage on the LV capacitor is monitored and the status sent to the controller. As soon 18 as the voltage requirement is achieved, the controller sends an acknowledgment signal to the circuit to gate the IGBT. A push-pull arrangement is used to achieve the required current gain to drive the IGBT. 
Experimental results
Experimental results are presented in this section to validate the operation of the proposed hybrid HVDC circuit breaker. A capacitor bank is charged to the operating voltage (2.5kV) from a source.
Following the isolation of the source from the capacitor bank, the fault switch is engaged and current rises the valve layout would likely be large enough that no inductance would need to be added-care must be taken to limit the inductance, however, since it affects the commutation time from the main branch onto the auxiliary branch.
Once C L is charged to around 20V, the energy stored in it is used to turn on the associated HV IGBT.
After turning on the IGBTs the fault current commutates from the main branch to the auxiliary branch in approximately 20µs. The commutation time is dictated by the current at the point of commutation (about 300A), the loop inductance (5µH) and the clamping voltage of the LV switch (165V) giving a theoretical value of (600x5/165 = 18µs) which agrees well with the observations. 20 Figure 7a shows the current through the main branch, auxiliary branch and the voltage across the LV capacitor during the current build-up, resonant charging, current commutation and breaking periods. A detailed view of the current build-up, resonant charging and current commutation events is shown in Fig.   7b . It should be noted that the spikes and notches in the LV capacitor voltage waveform are a result of the high dv/dt and changes in common mode voltage which cannot be rejected by the differential probe used.
The results in Figs. 7a and 7b are consistent with those shown in Fig. 3b and 3c , and therefore validate these simulation results. 
Conclusion
This paper has presented a novel hybrid HVDC circuit breaker with self-powered gate drives. This circuit breaker has a very fast response in breaking fault currents. The auxiliary HV branch switches are gated by using energy stored in the LV capacitors thereby eliminating the need to continuously power the gate drive circuitry of this branch. The operation of the hybrid breaker has been shown through simulations and validated with experimental results taken from a 2.5kV, 700A rated scaled down laboratory prototype. Extension of the design for system voltages and currents can be readily achieved by adding more cells in series and parallel to meet the voltage and current requirements respectively. It should be noted that the clearing time of the proposed technique is strongly affected by the switching time of the disconnector switch and the current state of the art has switching speeds of around 2ms. The reliability of such a device is subject to further work and it is likely that a crowbar system would be used to bypass faulty cells [16] .
